49c9d04fbc
Built alone from an empty CARGO_HOME, its tests passed, and flowrsc checked, ran and exported a document from the conformance corpus; the export built alone. Co-Authored-By: Claude Opus 5.5 <[email protected]>
23 lines
1,018 B
Text
23 lines
1,018 B
Text
/*
|
|
* A whole-chip image for the PIC32MX1xx/2xx (128 KB flash, 32 KB RAM): reset code in boot
|
|
* flash at the reset vector, the configuration words at 0xBFC00BF0 (DS60001168L Section 27,
|
|
* Table 27-1), the exception base at the start of program flash.
|
|
*/
|
|
MEMORY {
|
|
boot (rx) : ORIGIN = 0xBFC00000, LENGTH = 0xBF0
|
|
config : ORIGIN = 0xBFC00BF0, LENGTH = 0x10
|
|
flash (rx) : ORIGIN = 0x9D000000, LENGTH = 0x20000
|
|
ram (rwx) : ORIGIN = 0x80000000, LENGTH = 0x8000
|
|
}
|
|
ENTRY(_reset)
|
|
SECTIONS {
|
|
.reset : { KEEP(*(.reset)) } > boot
|
|
.config : { KEEP(*(.config)) } > config
|
|
.vectors : { KEEP(*(.vectors)) } > flash
|
|
.text : { *(.text*) *(.rodata*) } > flash
|
|
.data : { _data = .; *(.data*) *(.sdata*) . = ALIGN(4); _edata = .; } > ram AT> flash
|
|
_data_load = LOADADDR(.data);
|
|
.bss (NOLOAD) : { _bss = .; *(.bss*) *(.sbss*) *(COMMON) . = ALIGN(4); _ebss = .; } > ram
|
|
_stack = ORIGIN(ram) + LENGTH(ram) - 16;
|
|
/DISCARD/ : { *(.MIPS.abiflags) *(.reginfo) *(.comment) *(.pdr) *(.gnu.attributes) }
|
|
}
|